tests/memlib/memlib_lut.txt


1
2
3
4
5
6
7
8
9
10
11
12

ram distributed \RAM_LUT {
	abits 4;
	width 4;
	init any;
	cost 4;
	port ar "R" {
	}
	port arsw "RW" {
		clock anyedge;
	}
}