tests/memlib/memlib_block_tdp.txt


1
2
3
4
5
6
7
8
9
10

ram block \RAM_BLOCK_TDP {
	cost 64;
	abits 10;
	widths 1 2 4 8 16 per_port;
	init any;
	port srsw "A" "B" {
		clock anyedge;
		rdwr no_change;
	}
}