1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
|
// test_simulation_shifter_left_16_test.v
module f1_test(input [15:0] IN, input [4:0] SHIFT, output [15:0] OUT);
assign OUT = IN << SHIFT;
endmodule
// test_simulation_shifter_left_32_test.v
module f2_test(input [31:0] IN, input [5:0] SHIFT, output [31:0] OUT);
assign OUT = IN << SHIFT;
endmodule
// test_simulation_shifter_left_4_test.v
module f3_test(input [3:0] IN, input [2:0] SHIFT, output [3:0] OUT);
assign OUT = IN << SHIFT;
endmodule
// test_simulation_shifter_left_64_test.v
module f4_test(input [63:0] IN, input [6:0] SHIFT, output [63:0] OUT);
assign OUT = IN << SHIFT;
endmodule
// test_simulation_shifter_left_8_test.v
module f5_test(input [7:0] IN, input [3:0] SHIFT, output [7:0] OUT);
assign OUT = IN << SHIFT;
endmodule
// test_simulation_shifter_right_16_test.v
module f6_test(input [15:0] IN, input [4:0] SHIFT, output [15:0] OUT);
assign OUT = IN >> SHIFT;
endmodule
// test_simulation_shifter_right_32_test.v
module f7_test(input [31:0] IN, input [5:0] SHIFT, output [31:0] OUT);
assign OUT = IN >> SHIFT;
endmodule
// test_simulation_shifter_right_4_test.v
module f8_test(input [3:0] IN, input [2:0] SHIFT, output [3:0] OUT);
assign OUT = IN >> SHIFT;
endmodule
// test_simulation_shifter_right_64_test.v
module f9_test(input [63:0] IN, input [6:0] SHIFT, output [63:0] OUT);
assign OUT = IN >> SHIFT;
endmodule
// test_simulation_shifter_right_8_test.v
module f10_test(input [7:0] IN, input [3:0] SHIFT, output [7:0] OUT);
assign OUT = IN >> SHIFT;
endmodule
|
