1 2 3 4 5 6 7
module test (out, vout); output out; output [7:0] vout; assign out = 1'b1; assign vout = 9; endmodule