blob: ce2c81dd21242a637397854a5f0b8abe033067d4 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
|
module top (
out,
clk,
in
);
output [7:0] out;
input signed clk, in;
reg signed [7:0] out = 0;
always @(posedge clk)
begin
out <= out << 1;
out[7] <= in;
end
endmodule
|