aboutsummaryrefslogtreecommitdiffstats
path: root/tests/asicworld/code_verilog_tutorial_tri_buf.v
blob: a55b29caa3dc3763b121b97ccc4e56e24e119a4b (plain)
1
2
3
4
5
6
7
8
9
module tri_buf (a,b,enable);
 input a;
 output b;
 input enable;
 wire b;
 
assign b = (enable) ? a : 1'bz;
  	  	 
endmodule