1 2 3 4 5 6 7 8 9 10 11
module simple_if(); reg latch; wire enable,din; always @ (enable or din) if (enable) begin latch <= din; end endmodule