1 2 3 4 5 6 7 8 9
module mux_21 (a,b,sel,y); input a, b; output y; input sel; wire y; assign y = (sel) ? b : a; endmodule