1 2 3 4 5 6 7 8 9 10 11 12 13
module if_else(); reg dff; wire clk,din,reset; always @ (posedge clk) if (reset) begin dff <= 0; end else begin dff <= din; end endmodule