entity tb_exit02 is end tb_exit02; library ieee; use ieee.std_logic_1164.all; architecture behav of tb_exit02 is signal v : std_logic_vector(3 downto 0); signal r : integer; begin dut: entity work.exit02 port map (val => v, res => r); process begin v <= "0001"; wait for 1 ns; assert r = 0 severity failure; v <= "0010"; wait for 1 ns; assert r = 1 severity failure; v <= "0100"; wait for 1 ns; assert r = 2 severity failure; v <= "1000"; wait for 1 ns; assert r = 3 severity failure; v <= "0000"; wait for 1 ns; assert r = 4 severity failure; v <= "0110"; wait for 1 ns; assert r = 1 severity failure; v <= "1001"; wait for 1 ns; assert r = 0 severity failure; wait; end process; end behav; sys
[no description]
aboutsummaryrefslogtreecommitdiffstats
path: root/tests/asicworld/code_verilog_tutorial_decoder.v
blob: 5efdbd7e735314446b24ec3466949da1bd08d1b2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
module decoder (in,out);
input [2:0] in;
output [7:0] out;
wire [7:0] out;
assign out  =  	(in == 3'b000 ) ? 8'b0000_0001 : 
(in == 3'b001 ) ? 8'b0000_0010 : 
(in == 3'b010 ) ? 8'b0000_0100 : 
(in == 3'b011 ) ? 8'b0000_1000 : 
(in == 3'b100 ) ? 8'b0001_0000 : 
(in == 3'b101 ) ? 8'b0010_0000 : 
(in == 3'b110 ) ? 8'b0100_0000 : 
(in == 3'b111 ) ? 8'b1000_0000 : 8'h00;
  	  	 
endmodule