aboutsummaryrefslogtreecommitdiffstats
path: root/tests/asicworld/code_tidbits_wire_example.v
blob: 577a535d1b4945235671cac4ace7888f81774261 (plain)
1
2
3
4
5
6
7
8
9
module wire_example( a, b, y);
  input a, b;
  output y;

  wire a, b, y;

  assign y = a & b;

endmodule