aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/lut6_lutrams.txt
blob: 3b3cb81e1956b3391aa1f8c5b5c96fc1fd7c311c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
bram $__XILINX_RAM32X1D
  init 1
  abits 5
  dbits 1
  groups 2
  ports  1 1
  wrmode 0 1
  enable 0 1
  transp 0 0
  clocks 0 1
  clkpol 0 2
endbram

bram $__XILINX_RAM64X1D
  init 1
  abits 6
  dbits 1
  groups 2
  ports  1 1
  wrmode 0 1
  enable 0 1
  transp 0 0
  clocks 0 1
  clkpol 0 2
endbram

bram $__XILINX_RAM128X1D
  init 1
  abits 7
  dbits 1
  groups 2
  ports  1 1
  wrmode 0 1
  enable 0 1
  transp 0 0
  clocks 0 1
  clkpol 0 2
endbram


bram $__XILINX_RAM32X6SDP
  init 1
  abits 5
  dbits 6
  groups 2
  ports  1 1
  wrmode 0 1
  enable 0 1
  transp 0 0
  clocks 0 1
  clkpol 0 2
endbram

bram $__XILINX_RAM64X3SDP
  init 1
  abits 6
  dbits 3
  groups 2
  ports  1 1
  wrmode 0 1
  enable 0 1
  transp 0 0
  clocks 0 1
  clkpol 0 2
endbram

bram $__XILINX_RAM32X2Q
  init 1
  abits 5
  dbits 2
  groups 2
  ports  3 1
  wrmode 0 1
  enable 0 1
  transp 0 0
  clocks 0 1
  clkpol 0 2
endbram

bram $__XILINX_RAM64X1Q
  init 1
  abits 6
  dbits 1
  groups 2
  ports  3 1
  wrmode 0 1
  enable 0 1
  transp 0 0
  clocks 0 1
  clkpol 0 2
endbram


match $__XILINX_RAM32X1D
  min bits 3
  min wports 1
  make_outreg
  or_next_if_better
endmatch

match $__XILINX_RAM64X1D
  min bits 5
  min wports 1
  make_outreg
  or_next_if_better
endmatch

match $__XILINX_RAM128X1D
  min bits 9
  min wports 1
  make_outreg
  or_next_if_better
endmatch


match $__XILINX_RAM32X6SDP
  min bits 5
  min wports 1
  make_outreg
  or_next_if_better
endmatch

match $__XILINX_RAM64X3SDP
  min bits 6
  min wports 1
  make_outreg
  or_next_if_better
endmatch

match $__XILINX_RAM32X2Q
  min bits 5
  min rports 2
  min wports 1
  make_outreg
  or_next_if_better
endmatch

match $__XILINX_RAM64X1Q
  min bits 5
  min rports 2
  min wports 1
  make_outreg
endmatch