1 2 3 4 5 6 7 8 9 10 11 12
ram distributed $__DPR16X4C_ { abits 4; width 4; cost 4; init no_undef; prune_rom; port sw "W" { clock posedge; } port ar "R" { } }