aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel_alm/common/dsp_sim.v
blob: 5dc4c02deffaa3efec79414ac8c46435683b0383 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
(* abc9_box *)
module MISTRAL_MUL27x27(input [26:0] A, input [26:0] B, output [53:0] Y);

specify
    (A *> Y) = 4057;
    (B *> Y) = 4057;
endspecify

assign Y = $signed(A) * $signed(B);

endmodule

(* abc9_box *)
module MISTRAL_MUL18X18(input [17:0] A, input [17:0] B, output [35:0] Y);

specify
    (A *> Y) = 4057;
    (B *> Y) = 4057;
endspecify

assign Y = $signed(A) * $signed(B);

endmodule

(* abc9_box *)
module MISTRAL_MUL9X9(input [8:0] A, input [8:0] B, output [17:0] Y);

specify
    (A *> Y) = 4057;
    (B *> Y) = 4057;
endspecify

assign Y = $signed(A) * $signed(B);

endmodule