cyclone10 « intel « techlibs - iCE40/yosys - clone of https://github.com/YosysHQ/yosys

about summary refs log tree commit diff stats

path: root/techlibs/intel/cyclone10

Mode	Name	Size
-rw-r--r--	cells_arith.v	2584	log stats plain
-rw-r--r--	cells_map.v	5210	log stats plain
-rw-r--r--	cells_sim.v	4371	log stats plain

ref='#n29'>29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52