1 2 3 4 5 6 7 8 9 10 11 12
ram distributed $__TRELLIS_DPR16X4_ { abits 4; width 4; cost 4; init any; prune_rom; port sw "W" { clock anyedge; } port ar "R" { } }