aboutsummaryrefslogtreecommitdiffstats
path: root/manual/PRESENTATION_ExSyn/proc_02.v
blob: 8e440f6cec80b34c9da0e3faa905149667406870 (plain)
1
2
3
4
5
6
7
8
module test(input D, C, R, RV,
            output reg Q);
    always @(posedge C, posedge R)
        if (R)
	    Q <= RV;
	else
	    Q <= D;
endmodule