aboutsummaryrefslogtreecommitdiffstats
path: root/manual/CHAPTER_Prog/test.v
blob: 201f75006819e2362878afba50547d1487864b4f (plain)
1
2
3
4
5
6
7
8
module uut(in1, in2, in3, out1, out2);

input [8:0] in1, in2, in3;
output [8:0] out1, out2;

assign out1 = in1 + in2 + (in3 >> 4);

endmodule