aboutsummaryrefslogtreecommitdiffstats
path: root/kernel/python_wrappers.cc
blob: 78011a8c547c5f958fc15fa7128bf4a8d7da9e2f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
#ifdef WITH_PYTHON

#include "yosys.h"
#include <boost/python.hpp>

namespace YOSYS_PYTHON {

	struct Design;
	struct Module;
	struct Cell;
	struct Wire;

	void yosys_setup()
	{
		Yosys::log_streams.push_back(&std::cout);
		Yosys::log_error_stderr = true;

		Yosys::yosys_setup();
		Yosys::yosys_banner();
	}

	void run(std::string command)
	{
		Yosys::run_pass(command);
	}

	void yosys_shutdown()
	{
		Yosys::yosys_shutdown();
	}

	struct Cell
	{
		Yosys::RTLIL::IdString name;
		Yosys::RTLIL::IdString parent_name;

		Cell(Yosys::RTLIL::Cell* ref)
		{
			this->name = ref->name;
			this->parent_name = ref->module->name;
		}
	
		Yosys::RTLIL::Cell* get_cpp_obj()
		{
			Yosys::RTLIL::Design* active_design = Yosys::yosys_get_design();
			if(active_design == NULL)
				return NULL;
			if(active_design->modules_[this->parent_name] == NULL)
				return NULL;
			return active_design->modules_[this->parent_name]->cells_[this->name];
		}
	};

	std::ostream &operator<<(std::ostream &ostr, const Cell &cell)
	{
		ostr << "Cell with name " << cell.name.c_str();
		return ostr;
	}

	struct Wire
	{
		Yosys::RTLIL::IdString name;
		Yosys::RTLIL::IdString parent_name;

		Wire(Yosys::RTLIL::Wire* ref)
		{
			this->name = ref->name;
			this->parent_name = ref->module->name;
		}
	
		Yosys::RTLIL::Wire* get_cpp_obj()
		{
			Yosys::RTLIL::Design* active_design = Yosys::yosys_get_design();
			if(active_design == NULL)
				return NULL;
			if(active_design->modules_[this->parent_name] == NULL)
				return NULL;
			return active_design->modules_[this->parent_name]->wires_[this->name];
		}
	};

	std::ostream &operator<<(std::ostream &ostr, const Wire &wire)
	{
		ostr << "Wire with name " << wire.name.c_str();
		return ostr;
	}

	struct Module
	{
		Yosys::RTLIL::IdString name;
		unsigned int parent_hashid;

		Module(Yosys::RTLIL::Module* ref)
		{
			this->name = ref->name;
			this->parent_hashid = ref->design->hashidx_;
		}

		Yosys::RTLIL::Module* get_cpp_obj()
		{
			Yosys::RTLIL::Design* active_design = Yosys::yosys_get_design();
			if(active_design == NULL)
				return NULL;
			if(active_design->hashidx_ != this->parent_hashid)
				printf("Somehow the active design changed!\n");
			return active_design->modules_[this->name];
		}

		boost::python::list get_cells()
		{
			Yosys::RTLIL::Module* cpp_mod = this->get_cpp_obj();
			boost::python::list result;
			if(cpp_mod == NULL)
				return result;
			for(auto &cell_it : cpp_mod->cells_)
			{
				result.append(new Cell(cell_it.second));
			}
			return result;
		}

		boost::python::list get_wires()
		{
			Yosys::RTLIL::Module* cpp_mod = this->get_cpp_obj();
			boost::python::list result;
			if(cpp_mod == NULL)
				return result;
			for(auto &wire_it : cpp_mod->wires_)
			{
				result.append(new Wire(wire_it.second));
			}
			return result;
		}
	};

	std::ostream &operator<<(std::ostream &ostr, const Module &module)
	{
		ostr << "Module with name " << module.name.c_str();
		return ostr;
	}

	struct Design
	{
		unsigned int hashid;

		Design(unsigned int hashid)
		{
			this->hashid = hashid;
		}

		Design()
		{
			Yosys::RTLIL::Design* active_design = Yosys::yosys_get_design();
			if(active_design != NULL)
			{
				printf("design is not null and has id %u\n", active_design->hashidx_);
				this->hashid = active_design->hashidx_;
			}
		}

		boost::python::list get_modules()
		{
			Yosys::RTLIL::Design* active_design = Yosys::yosys_get_design();
			boost::python::list result;
			if(active_design == NULL)
				return result;
			for(auto &mod_it : active_design->modules_)
			{
				result.append(new Module(mod_it.second));
			}
			return result;
		}
	};

	std::ostream &operator<<(std::ostream &ostr, const Design &design)
	{
		ostr << "Design with id " << design.hashid;
		return ostr;
	}

	BOOST_PYTHON_MODULE(libyosys)
	{
		using namespace boost::python;

		class_<Design>("Design", init<unsigned int>())
			.def(init<>())
			.def("get_modules", &Design::get_modules)
			;

		class_<Module>("Module", no_init)
			.def(boost::python::self_ns::str(boost::python::self_ns::self))
			.def(boost::python::self_ns::repr(boost::python::self_ns::self))
			.def("get_cells", &Module::get_cells)
			.def("get_wires", &Module::get_wires)
			;

		class_<Cell>("Cell", no_init)
			.def(boost::python::self_ns::str(boost::python::self_ns::self))
			.def(boost::python::self_ns::repr(boost::python::self_ns::self))
			;

		class_<Wire>("Wire", no_init)
			.def(boost::python::self_ns::str(boost::python::self_ns::self))
			.def(boost::python::self_ns::repr(boost::python::self_ns::self))
			;


		def("yosys_setup",yosys_setup);
		def("run",run);
		def("yosys_shutdown",yosys_shutdown);
	}

}
#endif