# read test design read_verilog ../PRESENTATION_ExSyn/techmap_01.v hierarchy -top test # create two version of the design: test_orig and test_mapped copy test test_orig rename test test_mapped # apply the techmap only to test_mapped techmap -map ../PRESENTATION_ExSyn/techmap_01_map.v test_mapped # create a miter circuit to test equivialence miter -equiv -make_assert -make_outputs test_orig test_mapped miter flatten miter # run equivialence check sat -verify -prove-asserts -show-inputs -show-outputs miter /yosys Git repository'/>
aboutsummaryrefslogtreecommitdiffstats
path: root/manual/PRESENTATION_Intro/mycells.v
blob: 802f58718bd57f3e56ee57319a91a9be3e89b920 (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23