aboutsummaryrefslogtreecommitdiffstats
path: root/tests
Commit message (Expand)AuthorAgeFilesLines
...
* verilog: use derived module info to elaborate cell connectionsZachary Snow2021-10-254-0/+79
* extract_reduce: Refactor and fix input signal construction.Marcelina Kościelnicka2021-10-211-0/+12
* Fixes in vcdcd.pl for newer Perl versionsClaire Xenia Wolf2021-10-191-3/+3
* Fix a regression from #3035.Marcelina Kościelnicka2021-10-081-0/+21
* FfData: some refactoring.Marcelina Kościelnicka2021-10-072-5/+7
* Merge pull request #3014 from YosysHQ/claire/fix-vgtestClaire Xen2021-09-2440-79/+79
|\
| * Fix "make vgtest" so it runs to the end (but now it fails ;)Claire Xenia Wolf2021-09-2340-79/+79
* | sv: support wand and wor of data typesZachary Snow2021-09-212-0/+39
* | verilog: fix multiple AST_PREFIX scope resolution issuesZachary Snow2021-09-212-0/+100
|/
* abc9: make re-entrant (#2993)Eddie Hung2021-09-091-0/+20
* abc9: holes module to instantiate cells with NEW_ID (#2992)Eddie Hung2021-09-091-0/+14
* abc9: replace cell type/parameters if derived type already processed (#2991)Eddie Hung2021-09-091-0/+7
* sv: support declaration in generate for initializationZachary Snow2021-08-318-0/+114
* sv: support declaration in procedural for initializationZachary Snow2021-08-304-0/+56
* opt_clean: Make the init attribute follow the FF's Q.Marcelina Kościelnicka2021-08-221-2/+2
* Gowin: deal with active-low tristate (#2971)Pepijn de Vos2021-08-201-1/+2
* proc_prune: Make assign removal and promotion per-bit, remember promoted bits.Marcelina Kościelnicka2021-08-141-0/+22
* Add opt_mem_widen pass.Marcelina Kościelnicka2021-08-141-0/+36
* memory_share: Add -nosat and -nowiden options.Marcelina Kościelnicka2021-08-149-1/+228
* memory_dff: Recognize soft transparency logic.Marcelina Kościelnicka2021-08-133-0/+904
* Add new opt_mem_priority pass.Marcelina Kościelnicka2021-08-131-0/+205
* sv: improve support for wire and var with user-defined typesBrett Witherspoon2021-08-122-0/+108
* test/arch/{ecp5,ice40}/memories.ys: Use read_verilog -defer.Marcelina Kościelnicka2021-08-112-78/+156
* memory_dff: Recognize read ports with reset / initial value.Marcelina Kościelnicka2021-08-113-1/+55
* proc_memwr: Use the v2 memwr cell.Marcelina Kościelnicka2021-08-112-5/+5
* Add v2 memory cells.Marcelina Kościelnicka2021-08-118-32/+32
* opt_merge: Use FfInitVals.Marcelina Kościelnicka2021-08-082-1/+43
* proc_rmdead: use explicit pattern set when there are no wildcardsZachary Snow2021-07-293-0/+323
* genrtlil: add width detection for AST_PREFIX nodesZachary Snow2021-07-291-0/+18
* opt_lut: Allow more than one -dlogic per cell type.Marcelina Kościelnicka2021-07-291-0/+24
* verilog: save and restore overwritten macro argumentsZachary Snow2021-07-282-0/+23
* verilog: Emit $meminit_v2 cell.Marcelina Kościelnicka2021-07-281-4/+4
* opt_expr: Propagate constants to port connections.Marcelina Kościelnicka2021-07-272-0/+15
* Add support for parsing the SystemVerilog 'bind' constructRupert Swarbrick2021-07-1614-0/+164
* sv: fix two struct access bugsZachary Snow2021-07-152-0/+92
* Add a test for interfaces on modules loaded on-demandRupert Swarbrick2021-07-145-2/+48
* sv: fix up end label checkingZachary Snow2021-06-166-0/+80
* Add regression test for #2824.Marcelina Kościelnicka2021-06-111-0/+7
* Merge pull request #2817 from YosysHQ/claire/fixemailsClaire Xen2021-06-097-79/+79
|\
| * More deadname stuffClaire Xenia Wolf2021-06-092-4/+4
| * More deadname stuffClaire Xenia Wolf2021-06-091-1/+1
| * Use HTTPS for website links, gatecat emailClaire Xenia Wolf2021-06-091-1/+1
| * Fix files with CRLF line endingsClaire Xenia Wolf2021-06-093-73/+73
| * Fixing old e-mail addresses and deadnamesClaire Xenia Wolf2021-06-081-1/+1
* | verilog: check for module scope identifiers during width detectionZachary Snow2021-06-081-0/+11
* | mem2reg: tolerate out of bounds constant accessesZachary Snow2021-06-083-0/+52
|/
* sv: support tasks and functions within packagesZachary Snow2021-06-012-0/+34
* memory_map: Improve start_offset handling.Marcelina Kościelnicka2021-05-311-0/+100
* memory_bram: Reuse extract_rdff helper for make_outreg.Marcelina Kościelnicka2021-05-254-17/+14
* verilog: fix case expression sign and width handlingZachary Snow2021-05-252-0/+108
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-05 03:44:27 +0000