aboutsummaryrefslogtreecommitdiffstats
path: root/tests
Commit message (Expand)AuthorAgeFilesLines
...
| | * | | | | | | | | | | | | | | | | | | | | | | | Add shregmap -tech xilinx testEddie Hung2019-06-122-2/+63
| | | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ | | |/| | | | | | | | | | | | | | | | | | | | | |
| | * | | | | | | | | | | | | | | | | | | | | | | Add testEddie Hung2019-06-102-0/+53
| | | |_|_|/ / / / / / / / / / / / / / / / / / / | | |/| | | | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | | | | | | Merge pull request #1119 from YosysHQ/eddie/fix1118Clifford Wolf2019-06-211-0/+11
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | | | | | | | | | | | | | Add testEddie Hung2019-06-201-0/+11
| | | |/ / / / / / / / / / / / / / / / / / / / / | | |/| | | | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | | | | | | Extend sign extension testsEddie Hung2019-06-201-4/+16
| * | | | | | | | | | | | | | | | | | | | | | | Remove leftover commentEddie Hung2019-06-201-3/+0
| * | | | | | | | | | | | | | | | | | | | | | | Add testEddie Hung2019-06-201-0/+24
| |/ / / / / / / / / / / / / / / / / / / / / /
* | | | | | | | | | | | | | | | | | | | | | | Add more testsEddie Hung2019-06-212-21/+51
* | | | | | | | | | | | | | | | | | | | | | | Fix testcaseEddie Hung2019-06-211-3/+4
* | | | | | | | | | | | | | | | | | | | | | | Add more muxpack tests, with overlapping entriesEddie Hung2019-06-212-1/+84
* | | | | | | | | | | | | | | | | | | | | | | Merge branch 'master' into eddie/muxpackEddie Hung2019-06-216-21/+62
|\| | | | | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | | | | | Update some .gitignore filesClifford Wolf2019-06-202-3/+3
| | |/ / / / / / / / / / / / / / / / / / / / | |/| | | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | | | | Add proper test for SV-style arraysClifford Wolf2019-06-203-6/+16
| * | | | | | | | | | | | | | | | | | | | | Merge branch 'unpacked_arrays' of https://github.com/towoe/yosys-sv into towo...Clifford Wolf2019-06-202-0/+6
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | | | | | | | | | | | Unpacked array declaration using sizeTobias Wölfel2019-06-192-0/+6
| | |/ / / / / / / / / / / / / / / / / / / /
| * | | | | | | | | | | | | | | | | | | | | Merge pull request #1105 from YosysHQ/clifford/fixlogicinitClifford Wolf2019-06-192-14/+37
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | | | | | | | | | | | Add defvalue test, minor autotest fixes for .sv filesClifford Wolf2019-06-192-14/+37
| | |/ / / / / / / / / / / / / / / / / / / /
| * / / / / / / / / / / / / / / / / / / / / Make tests/aiger less chattyClifford Wolf2019-06-191-4/+6
| |/ / / / / / / / / / / / / / / / / / / /
* | | | | | | | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into eddie/muxpackEddie Hung2019-06-101-1/+6
|\| | | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | | | Add some more commentsEddie Hung2019-06-101-1/+6
| | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ | |/| | | | | | | | | | | | | | | | | |
* | | | | | | | | | | | | | | | | | | | Merge branch 'master' into eddie/muxpackEddie Hung2019-06-0728-33/+138
|\| | | | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | | | | Test *.aag too, by using *.aig as referenceEddie Hung2019-06-071-0/+19
| * | | | | | | | | | | | | | | | | | | Use ABC to convert from AIGER to VerilogEddie Hung2019-06-071-2/+3
| * | | | | | | | | | | | | | | | | | | Use ABC to convert AIGER to Verilog, then sat against YosysEddie Hung2019-06-071-21/+15
| * | | | | | | | | | | | | | | | | | | Add symbols to AIGER test inputs for ABCEddie Hung2019-06-0722-8/+40
| * | | | | | | | | | | | | | | | | | | Merge pull request #1077 from YosysHQ/clifford/pr983Clifford Wolf2019-06-072-0/+31
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | * \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Merge branch 'pr_elab_sys_tasks' of https://github.com/udif/yosys into cliffo...Clifford Wolf2019-06-072-0/+31
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | | * | | | | | | | | | | | | | | | | | | Initial implementation of elaboration system tasksUdi Finkelstein2019-05-032-0/+31
| | | | |_|_|_|_|_|_|_|_|_|/ / / / / / / / | | | |/| | | | | | | | | | | | | | | | |
| * | / | | | | | | | | | | | | | | | | | Rename implicit_ports.sv test to implicit_ports.vClifford Wolf2019-06-071-0/+0
| |/ / / / / / / / / / / / / / / / / / /
| * | | | | | | | | | | | | | | | | | | Cleanup tux3-implicit_named_connectionClifford Wolf2019-06-072-12/+1
| * | | | | | | | | | | | | | | | | | | Merge branch 'implicit_named_connection' of https://github.com/tux3/yosys int...Clifford Wolf2019-06-074-3/+42
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | | | | | | | | | SystemVerilog support for implicit named port connectionstux32019-06-064-3/+42
| | | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ / / | | |/| | | | | | | | | | | | | | | | |
* | | | | | | | | | | | | | | | | | | | Add nonexcl case test, comment out two othersEddie Hung2019-06-072-22/+57
* | | | | | | | | | | | | | | | | | | | Add @cliffordwolf freduce testcaseEddie Hung2019-06-072-0/+30
* | | | | | | | | | | | | | | | | | | | Add nonexclusive test from @cliffordwolfEddie Hung2019-06-072-0/+28
* | | | | | | | | | | | | | | | | | | | Another muxpack testEddie Hung2019-06-072-0/+32
| |_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ |/| | | | | | | | | | | | | | | | | |
* | | | | | | | | | | | | | | | | | | Fix and test for balanced caseEddie Hung2019-06-062-0/+41
| |_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ |/| | | | | | | | | | | | | | | | |
* | | | | | | | | | | | | | | | | | Fix warningsEddie Hung2019-06-062-3/+3
* | | | | | | | | | | | | | | | | | Support cascading $pmux.A with $mux.A and $mux.BEddie Hung2019-06-062-0/+40
* | | | | | | | | | | | | | | | | | Add non exclusive testEddie Hung2019-06-062-0/+56
* | | | | | | | | | | | | | | | | | One more and tidy upEddie Hung2019-06-062-6/+28
* | | | | | | | | | | | | | | | | | Add a few more special case testsEddie Hung2019-06-062-0/+51
* | | | | | | | | | | | | | | | | | Add tests, fix for !=Eddie Hung2019-06-062-0/+78
|/ / / / / / / / / / / / / / / / /
* | | | | | | | | | | | | | | | | Moved tests that fail with Icarus Verilog to /tests/various. Those tests are ...Maciej Kurc2019-06-044-0/+46
* | | | | | | | | | | | | | | | | Added tests for attributesMaciej Kurc2019-06-039-0/+219
|/ / / / / / / / / / / / / / / /
* | | | | | | | | | | | | | | | Merge pull request #1049 from YosysHQ/clifford/fix1047Clifford Wolf2019-05-281-0/+4
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ |/| | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | Do not use shiftmul peepopt pattern when mul result is truncated, fixes #1047Clifford Wolf2019-05-281-0/+4
| | |/ / / / / / / / / / / / / | |/| | | | | | | | | | | | |
* | | | | | | | | | | | | | | Add actual wandwor test that is part of "make test"Clifford Wolf2019-05-282-33/+36
* | | | | | | | | | | | | | | Merge branch 'master' into wandworStefan Biereigel2019-05-272-0/+76
|\| | | | | | | | | | | | | |
| * | | | | | | | | | | | | | Fix initEddie Hung2019-05-241-27/+27