index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
tests
/
verilog
/
port_int_types.sv
Commit message (
Expand
)
Author
Age
Files
Lines
*
verilog: fix sizing of ports with int types in module headers
Zachary Snow
2021-03-01
1
-0
/
+50
