index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
tests
/
various
/
sv_defines_mismatch.ys
Commit message (
Expand
)
Author
Age
Files
Lines
*
Add support for SystemVerilog-style `define to Verilog frontend
Rupert Swarbrick
2020-03-27
1
-0
/
+5
