| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Fix typo in tests/svinterfaces/runone.sh | Clifford Wolf | 2019-05-03 | 1 | -2/+2 |
| * | fail svinterfaces testcases on yosys error exit | Jakob Wenzel | 2019-05-02 | 1 | -2/+2 |
| * | Add missing .gitignore | Clifford Wolf | 2018-12-06 | 1 | -0/+8 |
| * | Support for SystemVerilog interfaces as a port in the top level module + test... | Ruben Undheim | 2018-10-20 | 7 | -2/+420 |
| * | Basic test for checking correct synthesis of SystemVerilog interfaces | Ruben Undheim | 2018-10-18 | 5 | -0/+327 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |