| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Fixed a bug in AST frontend for cases with non-blocking assigned variables as... | Clifford Wolf | 2013-04-13 | 1 | -0/+19 |
| * | Added test cases from 2012 paper on comparison of foss verilog synthesis tools | Clifford Wolf | 2013-03-31 | 6 | -0/+111 |
| * | Renamed hansimem.v test case to mem_arst.v | Clifford Wolf | 2013-03-24 | 1 | -1/+0 |
| * | Added hansimem testcase (memory with async reset) | Clifford Wolf | 2013-03-24 | 1 | -0/+44 |
| * | added ckeck for Icarus Verilog, otherwise the tests are silently stopped | Johann Glaser | 2013-03-17 | 1 | -0/+7 |
| * | added more .gitignore files (make test) | Clifford Wolf | 2013-01-05 | 1 | -0/+2 |
| * | initial import | Clifford Wolf | 2013-01-05 | 19 | -0/+905 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |