Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Fix "make vgtest" so it runs to the end (but now it fails ;) | Claire Xenia Wolf | 2021-09-23 | 1 | -4/+4 |
* | verilog: check for module scope identifiers during width detection | Zachary Snow | 2021-06-08 | 1 | -0/+11 |
index : iCE40/yosys | ||
[no description] |
aboutsummaryrefslogtreecommitdiffstats |
Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Fix "make vgtest" so it runs to the end (but now it fails ;) | Claire Xenia Wolf | 2021-09-23 | 1 | -4/+4 |
* | verilog: check for module scope identifiers during width detection | Zachary Snow | 2021-06-08 | 1 | -0/+11 |