Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Fix "make vgtest" so it runs to the end (but now it fails ;) | Claire Xenia Wolf | 2021-09-23 | 1 | -1/+1 |
* | verilog: fix case expression sign and width handling | Zachary Snow | 2021-05-25 | 1 | -0/+49 |
![]() |
index : iCE40/yosys | |
[no description] |
aboutsummaryrefslogtreecommitdiffstats |
Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Fix "make vgtest" so it runs to the end (but now it fails ;) | Claire Xenia Wolf | 2021-09-23 | 1 | -1/+1 |
* | verilog: fix case expression sign and width handling | Zachary Snow | 2021-05-25 | 1 | -0/+49 |