index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
tests
/
lut
/
map_xor.v
Commit message (
Expand
)
Author
Age
Files
Lines
*
gate2lut: new techlib, for converting Yosys gates to FPGA LUTs.
whitequark
2018-12-05
1
-0
/
+5