index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
tests
/
bram
/
generate.py
Commit message (
Expand
)
Author
Age
Files
Lines
*
Added support for (single-clock) transparent memories to bram tests
Clifford Wolf
2016-11-01
1
-9
/
+22
*
Add optional SEED=n command line option to Makefile, and -S n command line op...
Eric Smith
2016-09-22
1
-3
/
+16
*
Switched to Python 3
Clifford Wolf
2015-08-22
1
-4
/
+1
*
changed file() to open() in python scripts
Clifford Wolf
2015-05-11
1
-4
/
+4
*
Refactoring of memory_bram and xilinx brams
Clifford Wolf
2015-01-18
1
-2
/
+2
*
Added memory_bram "shuffle_enable" feature
Clifford Wolf
2015-01-04
1
-0
/
+4
*
Added memory_bram 'or_next_if_better' feature
Clifford Wolf
2015-01-03
1
-3
/
+6
*
memory_bram transp support
Clifford Wolf
2015-01-03
1
-42
/
+66
*
Progress in memory_bram
Clifford Wolf
2015-01-03
1
-11
/
+14
*
Added proper clkpol support to memory_bram
Clifford Wolf
2015-01-02
1
-1
/
+1
*
Fixes and improvements in bram test
Clifford Wolf
2015-01-02
1
-20
/
+8
*
Progress in bram testbench
Clifford Wolf
2015-01-02
1
-11
/
+28
*
Progress in memory_bram
Clifford Wolf
2015-01-02
1
-11
/
+6
*
Progress in memory_bram
Clifford Wolf
2015-01-02
1
-17
/
+27
*
Progress in bram testbench
Clifford Wolf
2015-01-01
1
-42
/
+143
*
Bram testbench (incomplete)
Clifford Wolf
2015-01-01
1
-0
/
+119