Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | opt_expr: Remove -clkinv option, make it the default. | Marcelina Kościelnicka | 2020-07-31 | 2 | -2/+2 |
| | | | | | Adds -noclkinv option just in case the old behavior was actually useful to someone. | ||||
* | synth_ice40: Use opt_dff. | Marcelina Kościelnicka | 2020-07-30 | 4 | -142/+6 |
| | | | | | | | | | The main part is converting ice40_dsp to recognize the new FF types created in opt_dff instead of trying to recognize the mux patterns on its own. The fsm call has been moved upwards because the passes cannot deal with $dffe/$sdff*, and other optimizations don't help it much anyway. | ||||
* | synth_xilinx: Use opt_dff. | Marcelina Kościelnicka | 2020-07-30 | 1 | -17/+12 |
| | | | | | | | | | The main part is converting xilinx_dsp to recognize the new FF types created in opt_dff instead of trying to recognize the patterns on its own. The fsm call has been moved upwards because the passes cannot deal with $dffe/$sdff*, and other optimizations don't help it much anyway. | ||||
* | intel_alm: direct M10K instantiation | Dan Ravensloft | 2020-07-27 | 7 | -39/+127 |
| | | | | This reverts commit a3a90f6377f251d3b6c5898eb1543f8832493bb8. | ||||
* | intel_alm: increase abc9 -W | Dan Ravensloft | 2020-07-26 | 1 | -1/+1 |
| | |||||
* | Merge pull request #2294 from Ravenslofty/intel_alm_timings | clairexen | 2020-07-23 | 4 | -72/+91 |
|\ | | | | | intel_alm: add additional ABC9 timings | ||||
| * | intel_alm: add additional ABC9 timings | Dan Ravensloft | 2020-07-23 | 4 | -72/+91 |
| | | |||||
* | | Remove EXPLICIT_CARRY logic. | Keith Rothman | 2020-07-23 | 3 | -150/+2 |
|/ | | | | | | | The symbiflow-arch-defs tool chain no longer needs the EXPLICIT_CARRY within yosys itself. Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com> | ||||
* | sf2: Emit CLKINT even if -clkbuf not passed | Marcelina Kościelnicka | 2020-07-17 | 1 | -2/+6 |
| | | | | This restores pre #2229 behavior. | ||||
* | Merge pull request #2274 from YosysHQ/mwk/anlogic-ff-fix | Miodrag Milanović | 2020-07-17 | 1 | -12/+12 |
|\ | | | | | anlogic: Fix FF mapping. | ||||
| * | anlogic: Fix FF mapping. | Marcelina Kościelnicka | 2020-07-17 | 1 | -12/+12 |
| | | |||||
* | | Merge pull request #2229 from Ravenslofty/sf2_remove_sf2_iobs | clairexen | 2020-07-16 | 4 | -214/+135 |
|\ \ | |/ |/| | sf2: replace sf2_iobs with {clkbuf,iopad}map | ||||
| * | sf2: replace sf2_iobs with {clkbuf,iopad}map | Dan Ravensloft | 2020-07-09 | 4 | -214/+135 |
| | | |||||
* | | Merge pull request #2238 from YosysHQ/mwk/dfflegalize-anlogic | Miodrag Milanović | 2020-07-16 | 3 | -50/+35 |
|\ \ | | | | | | | anlogic: Use dfflegalize. | ||||
| * | | anlogic: Use dfflegalize. | Marcelina Kościelnicka | 2020-07-14 | 3 | -50/+35 |
| |/ | |||||
* | | Merge pull request #2226 from YosysHQ/mwk/nuke-efinix-gbuf | Miodrag Milanović | 2020-07-16 | 5 | -122/+11 |
|\ \ | | | | | | | efinix: Nuke efinix_gbuf in favor of clkbufmap. | ||||
| * | | efinix: Nuke efinix_gbuf in favor of clkbufmap. | Marcelina Kościelnicka | 2020-07-04 | 5 | -122/+11 |
| | | | |||||
* | | | achronix: Use dfflegalize. | Marcelina Kościelnicka | 2020-07-14 | 1 | -1/+1 |
| | | | |||||
* | | | intel: Use dfflegalize. | Marcelina Kościelnicka | 2020-07-13 | 8 | -178/+17 |
| | | | |||||
* | | | Revert "intel_alm: direct M10K instantiation" | Lofty | 2020-07-13 | 7 | -122/+38 |
| | | | | | | | | | | | | This reverts commit 09ecb9b2cf3ab76841d30712bf70dafc6d47ef67. | ||||
* | | | xilinx: Fix srl regression. | Marcelina Kościelnicka | 2020-07-12 | 1 | -2/+2 |
| | | | | | | | | | | | | | | | | | | | | | Of standard yosys cells, xilinx_srl only works on $_DFF_?_ and $_DFFE_?P_, which get upgraded to $_SDFFE_?P?P_ by dfflegalize at the point where xilinx_srl is called for non-abc9. Fix this by running ff_map.v first, resulting in FDRE cells, which are handled correctly. | ||||
* | | | sf2: Use dfflegalize. | Marcelina Kościelnicka | 2020-07-09 | 2 | -44/+13 |
| | | | |||||
* | | | xilinx: Use dfflegalize. | Marcelina Kościelnicka | 2020-07-09 | 6 | -484/+131 |
| | | | |||||
* | | | efinix: Use dfflegalize. | Marcelina Kościelnicka | 2020-07-06 | 2 | -15/+53 |
| | | | |||||
* | | | gowin: Use dfflegalize. | Marcelina Kościelnicka | 2020-07-06 | 2 | -145/+41 |
| | | | |||||
* | | | intel_alm: direct M10K instantiation | Dan Ravensloft | 2020-07-05 | 7 | -38/+122 |
| | | | |||||
* | | | synth_gowin: ABC9 support | Dan Ravensloft | 2020-07-05 | 2 | -34/+340 |
| | | | | | | | | | | | | | | | This adds ABC9 support for synth_gowin; drastically improving synthesis quality. | ||||
* | | | Merge pull request #2236 from YosysHQ/mwk/dfflegalize-ice40 | Marcelina Kościelnicka | 2020-07-05 | 4 | -208/+24 |
|\ \ \ | | | | | | | | | ice40: Use dfflegalize. | ||||
| * | | | ice40: Use dfflegalize. | Marcelina Kościelnicka | 2020-07-05 | 4 | -208/+24 |
| | | | | |||||
* | | | | ecp5: Use dfflegalize. | Marcelina Kościelnicka | 2020-07-05 | 4 | -254/+96 |
| | | | | |||||
* | | | | Merge pull request #2232 from YosysHQ/mwk/gowin-sim-init | Marcelina Kościelnicka | 2020-07-05 | 1 | -8/+8 |
|\ \ \ \ | | | | | | | | | | | gowin: Fix INIT values in sim library. | ||||
| * | | | | gowin: Fix INIT values in sim library. | Marcelina Kościelnicka | 2020-07-05 | 1 | -8/+8 |
| | |/ / | |/| | | |||||
* | | | | intel_alm: DSP inference | Dan Ravensloft | 2020-07-05 | 6 | -9/+186 |
| |/ / |/| | | |||||
* | | | gowin: replace determine_init with setundef | Dan Ravensloft | 2020-07-04 | 3 | -74/+1 |
| | | | |||||
* | | | synth_intel_alm: Use dfflegalize. | Marcelina Kościelnicka | 2020-07-04 | 2 | -121/+9 |
|/ / | |||||
* | | Improve MISTRAL_FF specify rules | Dan Ravensloft | 2020-07-04 | 1 | -5/+4 |
| | | | | | | | | Co-authored-by: Eddie Hung <eddie@fpgeh.com> | ||||
* | | intel_alm: compose $__MISTRAL_FF_SYNCONLY from MISTRAL_FF | Eddie Hung | 2020-07-04 | 2 | -47/+2 |
| | | |||||
* | | intel_alm: add $__ prefix to MISTRAL_FF_SYNCONLY | Eddie Hung | 2020-07-04 | 4 | -4/+4 |
| | | |||||
* | | intel_alm: ABC9 sequential optimisations | Dan Ravensloft | 2020-07-04 | 7 | -19/+149 |
|/ | |||||
* | simcells: Fix reset polarity for $_DLATCH_???_ cells. | Marcelina Kościelnicka | 2020-06-30 | 2 | -5/+5 |
| | |||||
* | Update dff2dffe, dff2dffs, zinit to new FF types. | Marcelina Kościelnicka | 2020-06-23 | 16 | -128/+128 |
| | |||||
* | Add new FF types to simplemap. | Marcelina Kościelnicka | 2020-06-23 | 1 | -1/+1 |
| | |||||
* | Add new builtin FF types | Marcelina Kościelnicka | 2020-06-23 | 3 | -0/+2293 |
| | | | | | | | | | | | | | | The new types include: - FFs with async reset and enable (`$adffe`, `$_DFFE_[NP][NP][01][NP]_`) - FFs with sync reset (`$sdff`, `$_SDFF_[NP][NP][01]_`) - FFs with sync reset and enable, reset priority (`$sdffs`, `$_SDFFE_[NP][NP][01][NP]_`) - FFs with sync reset and enable, enable priority (`$sdffce`, `$_SDFFCE_[NP][NP][01][NP]_`) - FFs with async reset, set, and enable (`$dffsre`, `$_DFFSRE_[NP][NP][NP][NP]_`) - latches with reset or set (`$adlatch`, `$_DLATCH_[NP][NP][01]_`) The new FF types are not actually used anywhere yet (this is left for future commits). | ||||
* | Use C++11 final/override keywords. | whitequark | 2020-06-18 | 31 | -95/+95 |
| | |||||
* | Fix Verilator sim warnings: 1 BLKSEQ and 3 WIDTH | Xark | 2020-06-14 | 1 | -7/+7 |
| | |||||
* | intel_alm: fix DFFE matching | Dan Ravensloft | 2020-06-11 | 1 | -1/+1 |
| | |||||
* | Do not optimize away FFs in "prep" and Verific fron-end | Claire Wolf | 2020-06-09 | 1 | -2/+2 |
| | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com> | ||||
* | Merge pull request #2077 from YosysHQ/eddie/abc9_dff_improve | Eddie Hung | 2020-06-04 | 1 | -1/+1 |
|\ | | | | | abc9: -dff improvements | ||||
| * | abc9_ops: -reintegrate use SigMap to remove (* init *) from $_DFF_[NP]_ | Eddie Hung | 2020-05-29 | 1 | -1/+1 |
| | | |||||
* | | Add flooring division operator | Xiretza | 2020-05-28 | 2 | -0/+71 |
| | | | | | | | | | | | | | | | | | | | | The $div and $mod cells use truncating division semantics (rounding towards 0), as defined by e.g. Verilog. Another rounding mode, flooring (rounding towards negative infinity), can be used in e.g. VHDL. The new $divfloor cell provides this flooring division. This commit also fixes the handling of $div in opt_expr, which was previously optimized as if it was $divfloor. |