aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx
Commit message (Expand)AuthorAgeFilesLines
* Carry in/out to be the last input/output for chains to be preservedEddie Hung2019-05-302-12/+15
* Some more realistic delays...Eddie Hung2019-05-291-7/+7
* TypoEddie Hung2019-05-281-1/+1
* Make MUXF{7,8} and CARRY4 whiteboxEddie Hung2019-05-271-3/+3
* Re-enable lib_whiteboxEddie Hung2019-05-271-5/+5
* BlackboxesEddie Hung2019-05-262-10/+10
* Muck about with LUT delays some moreEddie Hung2019-05-261-5/+5
* Try new LUT delaysEddie Hung2019-05-241-8/+11
* Transpose CARRY4 delaysEddie Hung2019-05-241-10/+8
* Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-05-231-0/+4
|\
| * Add "min bits" and "min wports" to xilinx dram rulesEddie Hung2019-05-231-0/+4
* | Add whitebox support to DRAMEddie Hung2019-05-235-24/+26
* | shift register inference before muxEddie Hung2019-05-221-3/+3
* | Fix/workaround symptom unveiled by #1023Eddie Hung2019-05-211-4/+14
* | Instead of MUXCY/XORCY use CARRY4 (with timing)Eddie Hung2019-05-214-11/+20
* | Modify LUT area cost to be same as old abcEddie Hung2019-05-211-10/+9
* | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-05-212-8/+23
|\|
| * Add "stat -tech xilinx"Clifford Wolf2019-05-111-1/+1
| * Add "synth_xilinx -arch"Clifford Wolf2019-05-071-1/+13
| * Rename cells_map.v to prevent clash with ff_map.vEddie Hung2019-05-031-6/+8
* | Trim off leading 1'bx in AEddie Hung2019-05-021-7/+20
* | Add don't care optimisationEddie Hung2019-05-021-0/+11
* | Use new peepopt from #969Eddie Hung2019-05-021-10/+15
* | Revert to pre-muxcover approachEddie Hung2019-05-022-25/+82
* | Missing help_modeEddie Hung2019-05-021-1/+1
* | Fix -nocarryEddie Hung2019-05-021-3/+3
* | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-05-023-176/+116
|\|
| * Back to passing all xc7srl tests!Eddie Hung2019-05-011-5/+4
| * Merge remote-tracking branch 'origin/master' into eddie/synth_xilinx_fineEddie Hung2019-05-011-165/+97
| |\
| | * Refactor synth_xilinx to auto-generate docEddie Hung2019-04-261-153/+95
| * | WIPEddie Hung2019-04-281-36/+22
| * | Move neg-pol to pos-pol mapping from ff_map to cells_map.vEddie Hung2019-04-282-9/+12
| * | Revert synth_xilinx 'fine' label more to how it used to be...Eddie Hung2019-04-261-21/+40
* | | Fix spacingEddie Hung2019-04-261-4/+4
* | | Apparently, this reduces number of MUXCY/XORCYEddie Hung2019-04-261-10/+9
* | | Try a different approach with 'muxcover'Eddie Hung2019-04-262-88/+36
* | | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-04-261-1/+0
|\| |
| * | Where did this check come from!?!Eddie Hung2019-04-261-1/+0
| |/
* | Remove split_shiftx callEddie Hung2019-04-261-4/+1
* | Missing newlineEddie Hung2019-04-261-1/+1
* | Cleanup supersededEddie Hung2019-04-251-11/+1
* | bitblast_shiftx -> split_shiftxEddie Hung2019-04-251-2/+2
* | synth_xilinx to call bitblast_shiftxEddie Hung2019-04-251-1/+4
* | Add -nocarry option to synth_xilinxEddie Hung2019-04-241-5/+14
* | TweakEddie Hung2019-04-221-1/+1
* | Fix for A_WIDTH == 2 but B_WIDTH==3Eddie Hung2019-04-221-1/+1
* | Trim A_WIDTH by Y_WIDTH-1Eddie Hung2019-04-221-1/+1
* | Add commentEddie Hung2019-04-221-0/+3
* | Fix for mux_case_* mappingsEddie Hung2019-04-221-17/+9
* | Fix for non-pow2 width muxesEddie Hung2019-04-221-9/+18