aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx
Commit message (Expand)AuthorAgeFilesLines
* output reg Q -> output Q to suppress warningEddie Hung2019-12-041-8/+8
* abc9_map.v to do `zinit' and make INIT = 1'b0Eddie Hung2019-12-041-70/+112
* Add abc9_init wire, attach to abc9_flop cellEddie Hung2019-12-031-2/+12
* Revert "Add INIT value to abc9_control"Eddie Hung2019-12-031-8/+8
* techmap abc_unmap.v before xilinx_srl -fixedEddie Hung2019-12-031-6/+5
* Add INIT value to abc9_controlEddie Hung2019-12-021-8/+8
* clkpart -unpart into 'finalize'Eddie Hung2019-11-281-3/+4
* ean call after abc{,9}Eddie Hung2019-11-271-1/+2
* Merge remote-tracking branch 'origin/eddie/write_xaiger_improve' into xaig_dffEddie Hung2019-11-273-25/+30
|\
| * xilinx: Add simulation models for IOBUF and OBUFT.Marcin Kościelnicki2019-11-263-25/+30
* | Move 'clean' from map_luts to finalizeEddie Hung2019-11-261-1/+1
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-11-252-3/+11
|\|
| * clkbufmap: Add support for inverters in clock path.Marcin Kościelnicki2019-11-251-1/+5
| * xilinx: Use INV instead of LUT1 when applicableMarcin Kościelnicki2019-11-251-2/+6
* | Special abc9_clock wire to contain only clock signalEddie Hung2019-11-251-12/+10
* | For abc9, run clkpart before ff_map and after abc9Eddie Hung2019-11-231-0/+2
* | Merge branch 'eddie/xaig_dff_adff' into xaig_dffEddie Hung2019-11-211-12/+16
|\ \
| * | Do not drop async control signals in abc_map.vEddie Hung2019-11-191-12/+16
* | | Add blackbox model for $__ABC9_FF_ so that clock partitioning worksEddie Hung2019-11-201-0/+3
* | | Fix INIT valuesEddie Hung2019-11-201-4/+4
|/ /
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-11-1922-23020/+30968
|\|
| * xilinx: Add simulation models for MULT18X18* and DSP48A*.Marcin Kościelnicki2019-11-193-132/+516
| * synth_xilinx: Merge blackbox primitive libraries.Marcin Kościelnicki2019-11-0611-23234/+29820
| * xilinx: Add URAM288 mapping for xcupDavid Shah2019-10-235-2/+92
| * xilinx: Add support for UltraScale[+] BRAM mappingDavid Shah2019-10-237-416/+1062
| * xilinx: Support multiplier mapping for all families.Marcin Kościelnicki2019-10-229-9/+269
| * Merge pull request #1452 from nakengelhardt/fix_dsp_mem_regClifford Wolf2019-10-221-0/+1
| |\
| | * Call memory_dff before DSP mapping to reserve registers (fixes #1447)N. Engelhardt2019-10-171-0/+1
| * | Makefile: don't assume python is called `python3`Sean Cross2019-10-191-1/+1
| |/
| * xilinx: Add simulation model for IBUFG.Marcin Kościelnicki2019-10-105-33/+14
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-10-081-5/+9
|\|
| * Merge pull request #1437 from YosysHQ/eddie/abc_to_abc9Eddie Hung2019-10-0811-112/+121
| |\
| | * Merge branch 'master' into eddie/abc_to_abc9Eddie Hung2019-10-044-181/+9
| | |\
| * | | Add comment on why partial multipliers are 18x18Eddie Hung2019-10-041-4/+8
| * | | Fix typo in check_label()Eddie Hung2019-10-041-1/+1
| | |/ | |/|
* | | CleanupEddie Hung2019-10-071-7/+2
* | | Rename $currQ to $abc9_currQEddie Hung2019-10-071-46/+46
* | | Update comments in abc9_map.vEddie Hung2019-10-071-131/+57
* | | Remove -D_ABC9Eddie Hung2019-10-071-2/+0
* | | Do not require changes to cells_sim.v; try and work out comb modelEddie Hung2019-10-054-230/+200
* | | abc -> abc9Eddie Hung2019-10-041-3/+3
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-10-044-181/+9
|\| |
| * | Add temporary `abc9 -nomfs` and use for `synth_xilinx -abc9`Eddie Hung2019-10-041-2/+6
| * | Remove DSP48E1 from *_cells_xtra.vEddie Hung2019-10-043-178/+2
* | | Use read_args for read_verilogEddie Hung2019-10-041-3/+6
* | | Fix merge issuesEddie Hung2019-10-042-9/+10
* | | Merge remote-tracking branch 'origin/eddie/abc_to_abc9' into xaig_dffEddie Hung2019-10-0411-139/+154
|\ \ \ | | |/ | |/|
| * | Rename abc_* names/attributes to more precisely be abc9_*Eddie Hung2019-10-0411-111/+120
| |/
* | EnglishEddie Hung2019-10-031-3/+3
* | More fixesEddie Hung2019-10-011-16/+16