aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx
Commit message (Expand)AuthorAgeFilesLines
* Squelch trailing whitespace, including meta-whitespaceLarry Doolittle2018-03-111-8/+8
* Add Xilinx RAM64X1D and RAM128X1D simulation modelsClifford Wolf2018-03-074-23/+30
* Add techlibs/xilinx/lut2lut.vClifford Wolf2017-07-102-0/+66
* Added "yosys -D" featureClifford Wolf2016-04-211-1/+1
* Added black box modules for all the 7-series design elements (as listed in ug...Clifford Wolf2016-03-194-0/+3441
* Run dffsr2dff in synth_xilinxClifford Wolf2016-02-131-0/+2
* Added "abc -luts" option, Improved Xilinx logic mappingClifford Wolf2016-02-011-2/+2
* Bugfix in Xilinx LUT mappingClifford Wolf2015-10-301-1/+1
* Added examples/ top-level directoryClifford Wolf2015-10-137-77/+0
* Added read-enable to memory modelClifford Wolf2015-09-253-19/+23
* Switched to Python 3Clifford Wolf2015-08-222-5/+2
* Another bugfix for ice40 and xilinx brams_init make rulesClifford Wolf2015-08-162-5/+5
* Fixed Makefile rules for generated share filesClifford Wolf2015-08-161-1/+7
* Adjust makefiles to work with out-of-tree buildsClifford Wolf2015-08-121-6/+2
* Fixed trailing whitespacesClifford Wolf2015-07-023-6/+6
* Added output args to synth_ice40Clifford Wolf2015-05-261-2/+2
* Verific build fixesClifford Wolf2015-05-171-2/+2
* Improved xilinx "bram1" testClifford Wolf2015-04-091-1/+2
* Added memory_bram "make_outreg" featureClifford Wolf2015-04-091-0/+2
* Xilinx DRAMS: RAM64X1D, RAM128X1DClifford Wolf2015-04-093-13/+67
* Towards DRAM support in Xilinx flowClifford Wolf2015-04-095-0/+78
* Added support for initialized xilinx bramsClifford Wolf2015-04-0610-91/+314
* Added Xilinx test case for initialized bramsClifford Wolf2015-04-064-0/+80
* Added Xilinx bram black-box modulesClifford Wolf2015-04-063-0/+322
* Added "dffinit", Support for initialized Xilinx DFFClifford Wolf2015-04-041-5/+6
* Added "stat" to "synth" and "synth_xilinx"Clifford Wolf2015-02-151-0/+2
* Added final checks to "synth" and "synth_xilinx"Clifford Wolf2015-02-151-0/+10
* Disabled (unused) Xilinx tristate buffersClifford Wolf2015-02-041-6/+6
* no support for 6-series xilinx devicesClifford Wolf2015-02-011-1/+1
* Removed old XST-based xilinx examplesClifford Wolf2015-02-0111-208/+0
* Added Xilinx example for Basys3 boardClifford Wolf2015-02-019-1/+84
* Added missing ports and parameters to xilinx bramsClifford Wolf2015-02-011-4/+18
* Fixed xilinx FDSE sim modelClifford Wolf2015-01-241-2/+2
* Various cleanups in xilinx techlibClifford Wolf2015-01-187-9/+110
* Refactoring of memory_bram and xilinx bramsClifford Wolf2015-01-183-468/+55
* Added synth_xilinx -retime -flattenClifford Wolf2015-01-171-2/+28
* Added MUXCY and XORCY support to synth_xilinxClifford Wolf2015-01-174-2/+106
* Added dff2dffe to synth_xilinxClifford Wolf2015-01-161-0/+2
* Added more FF types to xilinx/cells.vClifford Wolf2015-01-161-25/+28
* Fixed xilinx bram clock inverted configClifford Wolf2015-01-161-21/+35
* Added FF cells to xilinx/cells_sim.vClifford Wolf2015-01-161-116/+116
* Added Xilinx MUXF7 and MUXF8 supportClifford Wolf2015-01-152-2/+30
* Various cleanups in synth_xilinx commandClifford Wolf2015-01-131-54/+8
* Added add_share_file Makefile macroClifford Wolf2015-01-081-13/+4
* added minimalistic xilinx sim modelsClifford Wolf2015-01-081-0/+150
* More Xilinx bram cleanupsClifford Wolf2015-01-071-14/+14
* Cleanups in xilinx bram descriptionsClifford Wolf2015-01-072-36/+36
* Xilinx RAMB36/RAMB18 memory_bram support completeClifford Wolf2015-01-063-16/+320
* Towards Xilinx bram supportClifford Wolf2015-01-063-24/+65
* small fix in xilinx/brams.vClifford Wolf2015-01-061-5/+5
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-24 00:25:03 +0000