aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/xc6s_cells_xtra.v
Commit message (Expand)AuthorAgeFilesLines
* Add LDCE/LDPE sim library, remove from *cells_xtra.{v,py}Eddie Hung2019-09-301-30/+0
* Use extractinv for synth_xilinx -iseMarcin Koƛcielnicki2019-09-191-8/+25
* xilinx: Make blackbox library family-dependent.Marcin Koƛcielnicki2019-09-151-0/+1842