| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Various cleanups in xilinx techlib | Clifford Wolf | 2015-01-18 | 1 | -0/+2 |
| * | Refactoring of memory_bram and xilinx brams | Clifford Wolf | 2015-01-18 | 1 | -3/+7 |
| * | Towards Xilinx bram support | Clifford Wolf | 2015-01-06 | 1 | -0/+2 |
| * | Towards Xilinx bram support | Clifford Wolf | 2015-01-06 | 1 | -11/+18 |
| * | Towards Xilinx bram support | Clifford Wolf | 2015-01-06 | 1 | -2/+2 |
| * | Towards Xilinx bram support | Clifford Wolf | 2015-01-05 | 1 | -0/+48 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |