index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
techlibs
/
xilinx
/
cells_xtra.v
Commit message (
Expand
)
Author
Age
Files
Lines
*
Added black box modules for all the 7-series design elements (as listed in ug...
Clifford Wolf
2016-03-19
1
-0
/
+3293