index
:
iCE40/yosys
master
clone of https://github.com/YosysHQ/yosys
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
techlibs
/
xilinx
/
cells.lut
Commit message (
Expand
)
Author
Age
Files
Lines
*
Update LUT delays
Eddie Hung
2019-04-10
1
-11
/
+8
*
Add cells.lut to techlibs/xilinx/
Eddie Hung
2019-04-09
1
-0
/
+15