| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Resolve TODO with pin assignments for SRL* | Eddie Hung | 2019-09-04 | 1 | -4/+2 |
| * | xilinx to use abc_map.v with -max_iter 1 | Eddie Hung | 2019-08-20 | 1 | -13/+13 |
| * | Remove sequential extension | Eddie Hung | 2019-08-20 | 1 | -97/+0 |
| * | LUTMUX -> LUTMUX6 | Eddie Hung | 2019-08-20 | 1 | -2/+2 |
| * | Remove delays from abc_map.v | Eddie Hung | 2019-08-20 | 1 | -5/+2 |
| * | Typo | Eddie Hung | 2019-08-20 | 1 | -1/+1 |
| * | Wrap SRL{16,32} too | Eddie Hung | 2019-08-20 | 1 | -0/+36 |
| * | Wrap LUTRAMs in order to capture comb/seq behaviour | Eddie Hung | 2019-08-20 | 1 | -0/+69 |
| * | Use abc_{map,unmap,model}.v | Eddie Hung | 2019-08-20 | 1 | -0/+120 |
 |
index : iCE40/yosys | |
| clone of https://github.com/YosysHQ/yosys |
| aboutsummaryrefslogtreecommitdiffstats |