index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
techlibs
/
xilinx
/
abc9_xc7.box
Commit message (
Expand
)
Author
Age
Files
Lines
*
Fix abc9_xc7.box comments
Eddie Hung
2020-01-07
1
-7
/
+14
*
Merge remote-tracking branch 'origin/master' into xaig_dff
Eddie Hung
2020-01-06
1
-1120
/
+296
|
\
|
*
Rework abc9's DSP48E1 model
Eddie Hung
2020-01-01
1
-1102
/
+297
*
|
Fix spacing
Eddie Hung
2020-01-02
1
-1
/
+1
*
|
Clamp -46ps for FDPE* too
Eddie Hung
2020-01-01
1
-2
/
+2
*
|
Re-arrange FD order
Eddie Hung
2019-12-31
1
-22
/
+22
*
|
Cleanup xilinx boxes
Eddie Hung
2019-12-31
1
-391
/
+422
*
|
Update abc9_xc7.box comments
Eddie Hung
2019-12-31
1
-18
/
+18
*
|
Do not offset FD* box timings due to -46ps Tsu
Eddie Hung
2019-12-30
1
-12
/
+21
*
|
Split into $__ABC9_ASYNC[01], do not add cell->type to clkdomain_t
Eddie Hung
2019-12-19
1
-10
/
+16
*
|
Fix comment
Eddie Hung
2019-12-09
1
-1
/
+1
*
|
Do not require changes to cells_sim.v; try and work out comb model
Eddie Hung
2019-10-05
1
-1
/
+1
*
|
Merge remote-tracking branch 'origin/eddie/abc_to_abc9' into xaig_dff
Eddie Hung
2019-10-04
1
-0
/
+51
|
/
*
Rename abc_* names/attributes to more precisely be abc9_*
Eddie Hung
2019-10-04
1
-0
/
+1165