aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/quicklogic/pp3_cells_sim.v
Commit message (Expand)AuthorAgeFilesLines
* quicklogic: ABC9 synthesisLofty2021-04-171-3/+2
* quicklogic: PolarPro 3 supportLofty2021-03-181-0/+330