index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
techlibs
/
nexus
Commit message (
Expand
)
Author
Age
Files
Lines
*
nexus: Fix arith_map CO signal.
Marcelina KoĆcielnicka
2022-02-06
1
-1
/
+1
*
nexus: Fix BB sim model
gatecat
2022-01-19
1
-2
/
+2
*
iopadmap: Add native support for negative-polarity output enable.
Marcelina KoĆcielnicka
2021-11-09
2
-9
/
+1
*
Gowin: deal with active-low tristate (#2971)
Pepijn de Vos
2021-08-20
1
-1
/
+1
*
Use HTTPS for website links, gatecat email
Claire Xenia Wolf
2021-06-09
2
-2
/
+2
*
Fixing old e-mail addresses and deadnames
Claire Xenia Wolf
2021-06-08
1
-1
/
+1
*
Blackbox all whiteboxes after synthesis
gatecat
2021-03-17
1
-0
/
+1
*
nexus: Add MULTADDSUB9X9WIDE sim model
David Shah
2020-12-08
1
-0
/
+115
*
nexus: Add LRAM inference
David Shah
2020-12-07
5
-1
/
+227
*
nexus: More efficient CO mapping
David Shah
2020-12-02
1
-2
/
+2
*
nexus: DSP inference support
David Shah
2020-11-20
3
-1
/
+117
*
nexus: Add DSP simulation model
David Shah
2020-11-18
3
-250
/
+573
*
nexus: Add make_transp to BRAMs
David Shah
2020-10-22
1
-0
/
+3
*
synth_nexus: Initial implementation
David Shah
2020-10-15
14
-0
/
+12229