aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/max10/cells_arith.v
Commit message (Expand)AuthorAgeFilesLines
* Add force_downto and force_upto wire attributes.Marcelina Koƛcielnicka2020-05-191-0/+6
* Clean whitespace and permissions in techlibs/intelLarry Doolittle2017-10-051-4/+4
* Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and ...dh732017-10-011-0/+65