aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/cyclonev/cells_sim.v
Commit message (Collapse)AuthorAgeFilesLines
* Fixing issues in CycloneV cell simDiego2019-04-111-3/+9
|
* Fix typographical and grammatical errors and inconsistencies.whitequark2019-01-021-1/+1
| | | | | | | | | | | | The initial list of hits was generated with the codespell command below, and each hit was evaluated and fixed manually while taking context into consideration. DIRS="kernel/ frontends/ backends/ passes/ techlibs/" DIRS="${DIRS} libs/ezsat/ libs/subcircuit" codespell $DIRS -S *.o -L upto,iff,thru,synopsys,uint More hits were found by looking through comments and strings manually.
* Clean whitespace and permissions in techlibs/intelLarry Doolittle2017-10-051-10/+10
|
* Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and ↵dh732017-10-011-0/+144
M9K); M9K is not finished yet. Achronix Speedster also in this commit. Both Arria10 and Speedster-i are still experimental due complexity, but you can experiment around those devices right now