aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/Makefile.inc
Commit message (Expand)AuthorAgeFilesLines
* synth_intel_alm: alternative synthesis for Intel FPGAsDan Ravensloft2020-04-151-1/+0
* synth_intel: a10gx -> arria10gxDan Ravensloft2019-12-101-1/+1
* synth_intel: cyclone10 -> cyclone10lpDan Ravensloft2019-12-101-1/+1
* techlibs/intel: Clean up MakefileBen Widawsky2019-08-051-15/+5
* intel: Map M9K BRAM only on families that have itDan Ravensloft2019-07-231-2/+2
* Initial Cyclone 10 supportdh732017-11-081-0/+2
* Clean whitespace and permissions in techlibs/intelLarry Doolittle2017-10-051-0/+0
* Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and ...dh732017-10-011-0/+22