iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	ice40: Add ice40_braminit pass to allow initialization of BRAM from file	Sylvain Munaut	2019-03-08	1	-37/+51
*	Improve iCE40 SB_MAC16 model	Clifford Wolf	2019-02-20	1	-17/+10
*	Add first draft of functional SB_MAC16 model	Clifford Wolf	2019-02-19	1	-53/+175
*	Merge pull request #724 from whitequark/equiv_opt	Clifford Wolf	2018-12-16	1	-0/+2
\|\
\| *	equiv_opt: pass -D EQUIV when techmapping.	whitequark	2018-12-07	1	-0/+2
* \|	Only use non-blocking assignments of SB_RAM40_4K for yosys	Olof Kindgren	2018-12-06	1	-0/+19
\|/
*	Add iCE40 SB_SPRAM256KA simulation model	Clifford Wolf	2018-09-10	1	-9/+30
*	ice40: Add CIN_CONST and CIN_SET parameters to ICESTORM_LC	David Shah	2018-07-13	1	-2/+6
*	Avoid mixing module port declaration styles in ice40 cells_sim.v	Olof Kindgren	2018-05-17	1	-43/+23
*	Squelch trailing whitespace, including meta-whitespace	Larry Doolittle	2018-03-11	1	-3/+3
*	Fix port names in SB_IO_OD	Graham Edgecombe	2017-12-10	1	-18/+18
*	Remove trailing comma from SB_IO_OD port list	Graham Edgecombe	2017-12-10	1	-1/+1
*	Add remaining UltraPlus cells to ice40 techlib	David Shah	2017-11-28	1	-0/+263
*	Remove unnecessary keep attributes	David Shah	2017-11-18	1	-5/+5
*	Add some UltraPlus cells to ice40 techlib	David Shah	2017-11-16	1	-0/+103
*	Work around DDR dout sim glitches in ice40 SB_IO sim model	Clifford Wolf	2016-02-07	1	-1/+7
*	Merge pull request #108 from cseed/master	Clifford Wolf	2015-12-07	1	-1/+3
\|\
\| *	Added LO to ICESTORM_LC for LUT cascade route.	Cotton Seed	2015-12-06	1	-1/+3
* \|	Fixed iCE40 SB_IO OUTPUT_ENABLE vs. outena_q handling	Clifford Wolf	2015-11-06	1	-2/+2
* \|	Fixed ice40 handling of negclk RAM40	Clifford Wolf	2015-09-10	1	-8/+8
\|/
*	Improved handling of "keep" attributes in hierarchical designs in opt_clean	Clifford Wolf	2015-08-12	1	-2/+1
*	Added iCE40 WARMBOOT cell	Marcus Comstedt	2015-08-06	1	-0/+10
*	Don't write a 17th memory bit in ice40/cells_sim (by Larry Doolittle)	Clifford Wolf	2015-07-27	1	-1/+0
*	iCE40 DFF sim models: init Q regs to 0	Clifford Wolf	2015-07-20	1	-20/+43
*	Avoid tristate warning for blackbox ice40/cells_sim.v	Clifford Wolf	2015-07-18	1	-0/+2
*	Fixed trailing whitespaces	Clifford Wolf	2015-07-02	1	-2/+2
*	Added iCE40 PLL cells	Clifford Wolf	2015-05-31	1	-0/+168
*	improved ice40 SB_IO sim model	Clifford Wolf	2015-05-23	1	-16/+9
*	Added ice40 SB_IO sim model	Clifford Wolf	2015-05-23	1	-1/+46
*	improved iCE40 SB_RAM40_4K simulation model	Clifford Wolf	2015-04-25	1	-59/+83
*	More iCE40 bram improvements	Clifford Wolf	2015-04-25	1	-41/+61
*	iCE40 bram tests and fixes	Clifford Wolf	2015-04-24	1	-8/+31
*	iCE40: Added SB_RAM40_4K{,NR,NW,NRNW}* models	Clifford Wolf	2015-04-19	1	-13/+289
*	Changed ice40 ICESTORM_CARRYCONST port name	Clifford Wolf	2015-04-16	1	-2/+2
*	improved ice40 dff cell mapping	Clifford Wolf	2015-04-16	1	-4/+4
*	more cells in ice40 cell library	Clifford Wolf	2015-04-14	1	-8/+289
*	Added very first version of "synth_ice40"	Clifford Wolf	2015-03-05	1	-0/+12