aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/gowin/cells_map.v
Commit message (Expand)AuthorAgeFilesLines
* attempt to fix formattingPepijn de Vos2019-11-251-154/+154
* gowin: add and test dff init valuesPepijn de Vos2019-11-251-38/+187
* Remove dff init altogetherPepijn de Vos2019-11-191-2/+3
* fix fsm test with proper clock enable polarityPepijn de Vos2019-11-111-4/+4
* fix wide lutsPepijn de Vos2019-11-061-12/+12
* add wide lutsPepijn de Vos2019-10-281-0/+24
* add a few more missing dffPepijn de Vos2019-10-211-7/+16
* add negedge DFFPepijn de Vos2019-10-211-7/+26
* Revert "add MUX support"Pepijn de Vos2019-09-061-3/+0
* add more DFF to sim libPepijn de Vos2019-09-061-6/+6
* WIP aditional DFF primitivesPepijn de Vos2019-09-051-1/+46
* add MUX supportPepijn de Vos2019-09-051-0/+3
* GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flowDiego2019-04-121-1/+5
* Added initial version of "synth_gowin"Clifford Wolf2016-11-011-0/+31