aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/ecp5/cells_map.v
Commit message (Expand)AuthorAgeFilesLines
* ecp5: Add support for mapping aldff.Marcelina Kościelnicka2021-10-271-7/+6
* ecp5: Use dfflegalize.Marcelina Kościelnicka2020-07-051-54/+89
* Update dff2dffe, dff2dffs, zinit to new FF types.Marcelina Kościelnicka2020-06-231-29/+29
* Add force_downto and force_upto wire attributes.Marcelina Kościelnicka2020-05-191-0/+1
* xilinx/ice40/ecp5: undo permuting LUT masks in lut_mapEddie Hung2020-01-271-77/+55
* ecp5: Add support for mapping PRLD FFsDavid Shah2019-12-071-0/+15
* ecp5: deduplicate Diamond FD/IFS/OFS/IO primitives.whitequark2019-08-301-40/+2
* ecp5: allow (and enable by default) GSR on FD/IFS/OFS primitives.whitequark2019-08-301-35/+20
* ecp5: add missing FD primitives.whitequark2019-08-301-36/+38
* ecp5: fix CEMUX on IFS/OFS primitives.whitequark2019-08-301-9/+9
* ecp5: Add GSR supportDavid Shah2019-08-271-48/+48
* Merge origin/masterEddie Hung2019-06-271-2/+38
* Clean upEddie Hung2019-06-181-6/+4
* ecp5: Add abc9 optionDavid Shah2019-06-141-53/+80
* ECP5: implement all Diamond I/O buffer primitives.whitequark2019-06-061-0/+15
* ecp5: Compatibility with Migen AsyncResetSynchronizerDavid Shah2019-02-251-0/+3
* ecp5: Disable LSR inversionDavid Shah2018-10-161-16/+16
* ecp5: Adding synchronous set/reset supportDavid Shah2018-07-141-19/+39
* ecp5: Adding basic synth_ecp5 based on synth_ice40David Shah2018-07-131-7/+7
* ecp5: Adding DFF mapsDavid Shah2018-07-131-0/+29
* ecp5: Adding basic cells_sim and mapper for LUTs up to LUT7David Shah2018-07-131-0/+86
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-28 11:45:18 +0000