index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
techlibs
/
anlogic
/
cells_sim.v
Commit message (
Expand
)
Author
Age
Files
Lines
*
Initial support for Anlogic FPGA
Miodrag Milanovic
2018-12-01
1
-0
/
+103
