| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | anlogic: Use `memory_libmap` pass. | Marcelina Kościelnicka | 2022-05-18 | 1 | -41/+67 |
| | | |||||
| * | Removed dbits 8 since 9 will always be picked | Miodrag Milanovic | 2022-01-19 | 1 | -2/+0 |
| | | |||||
| * | anlogic: support BRAM mapping | Icenowy Zheng | 2021-12-17 | 1 | -0/+45 |
| Anlogic FPGAs all have two kinds of BRAMs, one is 9bit*1K when being true dual port (or 18bit*512 when simple dual port), the other is 16bit*2K. Supports mapping of these two kinds of BRAMs. 9Kbit BRAM in SDP mode and 32Kbit BRAM with 8bit width are not support yet. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> | |||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |